|
|
|
|
| LEADER |
00000cam a2200000Ia 4500 |
| 001 |
12612617 |
| 006 |
m o d |
| 007 |
cr un|---aucuu |
| 008 |
210501s2021 sz ob 001 0 eng d |
| 005 |
20240624213531.5 |
| 019 |
|
|
|a 1248900194
|
| 020 |
|
|
|a 9783030692094
|q (electronic bk.)
|
| 020 |
|
|
|a 3030692094
|q (electronic bk.)
|
| 020 |
|
|
|z 9783030692087
|q (print)
|
| 020 |
|
|
|z 3030692086
|
| 024 |
7 |
|
|a 10.1007/978-3-030-69209-4
|2 doi
|
| 035 |
|
|
|a (OCoLC)1249472082
|z (OCoLC)1248900194
|
| 035 |
|
9 |
|a (OCLCCM-CC)1249472082
|
| 040 |
|
|
|a EBLCP
|b eng
|c EBLCP
|d GW5XE
|d OCLCO
|d YDX
|d EBLCP
|d OCLCF
|
| 049 |
|
|
|a MAIN
|
| 050 |
|
4 |
|a TK7874
|
| 072 |
|
7 |
|a TJFC
|2 bicssc
|
| 072 |
|
7 |
|a TEC008010
|2 bisacsh
|
| 072 |
|
7 |
|a TJFC
|2 thema
|
| 100 |
1 |
|
|a Huhn, Sebastian.
|
| 245 |
1 |
0 |
|a Design for testability, debug and reliability :
|b next generation measures using formal techniques /
|c Sebastian Huhn, Rolf Drechsler.
|
| 260 |
|
|
|a Cham :
|b Springer,
|c 2021.
|
| 300 |
|
|
|a 1 online resource (177 p.)
|
| 336 |
|
|
|a text
|b txt
|2 rdacontent
|
| 337 |
|
|
|a computer
|b c
|2 rdamedia
|
| 338 |
|
|
|a online resource
|b cr
|2 rdacarrier
|
| 500 |
|
|
|a Description based upon print version of record.
|
| 505 |
0 |
|
|a Introduction -- Integrated Circuits -- Formal Techniques -- Embedded Compression Architecture for Test Access Ports -- Optimization SAT-based Retargeting for Embedded Compression -- Reconfigurable TAP Controllers with Embedded Compression -- Embedded Multichannel Test Compression for Low-Pin Count Test -- Enhanced Reliability using Formal Techniques -- Conclusion and Outlook.
|
| 504 |
|
|
|a Includes bibliographical references and index.
|
| 520 |
|
|
|a This book introduces several novel approaches to pave the way for the next generation of integrated circuits, which can be successfully and reliably integrated, even in safety-critical applications. The authors describe new measures to address the rising challenges in the field of design for testability, debug, and reliability, as strictly required for state-of-the-art circuit designs. In particular, this book combines formal techniques, such as the Satisfiability (SAT) problem and the Bounded Model Checking (BMC), to address the arising challenges concerning the increase in test data volume, as well as test application time and the required reliability. All methods are discussed in detail and evaluated extensively, while considering industry-relevant benchmark candidates. All measures have been integrated into a common framework, which implements standardized software/hardware interfaces. Provides readers with a combination of a comprehensive set of formal techniques covering and enhancing different aspects of the state-of-the-art design and test flow for ICs; Introduces newly developed heuristic, formal optimization-based and partition-based retargeting techniques and integrates them into a common framework; Describes fully compliant (with respect to industrial de-facto standard) measures to enhance the DFT, DFD and DFR capabilities while supporting standardized data exchange formats; Includes new measures to tackle shortcomings of existing state-of-the-art methods, including zero-defect enforcing safety-critical applications.
|
| 588 |
0 |
|
|a Online resource; title from PDF title page (SpringerLink, viewed May 4, 2021).
|
| 650 |
|
0 |
|a Integrated circuits
|x Design and construction.
|0 http://id.loc.gov/authorities/subjects/sh85067118
|
| 650 |
|
0 |
|a Integrated circuits
|x Testing.
|
| 650 |
|
0 |
|a Debugging in computer science.
|0 http://id.loc.gov/authorities/subjects/sh85036145
|
| 650 |
|
0 |
|a Integrated circuits
|x Reliability.
|0 http://id.loc.gov/authorities/subjects/sh96009043
|
| 650 |
|
7 |
|a Debugging in computer science.
|2 fast
|0 (OCoLC)fst00888884
|
| 650 |
|
7 |
|a Integrated circuits
|x Design and construction.
|2 fast
|0 (OCoLC)fst00975545
|
| 650 |
|
7 |
|a Integrated circuits
|x Reliability.
|2 fast
|0 (OCoLC)fst00975588
|
| 650 |
|
7 |
|a Integrated circuits
|x Testing.
|2 fast
|0 (OCoLC)fst00975593
|
| 655 |
|
0 |
|a Electronic books.
|
| 655 |
|
4 |
|a Electronic books.
|
| 700 |
1 |
|
|a Drechsler, Rolf.
|0 http://id.loc.gov/authorities/names/n98033803
|
| 776 |
0 |
8 |
|i Print version:
|a Huhn, Sebastian
|t Design for Testability, Debug and Reliability
|d Cham : Springer International Publishing AG,c2021
|z 9783030692087
|
| 903 |
|
|
|a HeVa
|
| 929 |
|
|
|a oclccm
|
| 999 |
f |
f |
|i f4ff1b04-bc70-5ed0-ac95-781367fd92f0
|s 94ec23a5-8514-51b6-921c-24dfe56bfcc9
|
| 928 |
|
|
|t Library of Congress classification
|a TK7874
|l Online
|c UC-FullText
|u https://link.springer.com/10.1007/978-3-030-69209-4
|z Springer Nature
|g ebooks
|i 12628225
|
