Introduction to logic synthesis using Verilog HDL /
Saved in:
| Author / Creator: | Reese, Robert B. (Robert Bryan), 1958- |
|---|---|
| Edition: | 1st ed. |
| Imprint: | San Rafael, Calif. (1537 Fourth Street, San Rafael, CA 94901 USA) : Morgan & Claypool Publishers, c2006. |
| Description: | 1 electronic text (vii, 75 p. : ill.) : digital file. |
| Language: | English |
| Series: | Synthesis lectures on digital circuits and systems, 1932-3174 ; #6 Synthesis lectures on digital circuits and systems (Online) ; #6. |
| Subject: | |
| Format: | E-Resource Book |
| URL for this record: | http://pi.lib.uchicago.edu/1001/cat/bib/8512788 |
MARC
| LEADER | 00000nam a2200000 a 4500 | ||
|---|---|---|---|
| 001 | 8512788 | ||
| 003 | ICU | ||
| 005 | 20111017160800.0 | ||
| 006 | m e d | ||
| 007 | cr cn |||m|||a | ||
| 008 | 081011s2006 caua foab 000 0 eng d | ||
| 020 | |a 1598291076 (electronic bk.) | ||
| 020 | |a 9781598291070 (electronic bk.) | ||
| 020 | |a 1598291068 (pbk.) | ||
| 020 | |a 9781598291063 (pbk.) | ||
| 024 | 7 | |a 10.2200/S00060ED1V01Y200610DCS006 |2 doi | |
| 035 | |a MC200610DCS006 | ||
| 035 | |a (OCLC)73796751 | ||
| 035 | |a (CaBNvSL)gtp00531446 | ||
| 040 | |a CaBNvSL |c CaBNvSL |d CaBNvSL | ||
| 050 | 4 | |a TK7868.L6 |b R445 2006 | |
| 082 | 0 | 4 | |a 621.395 |2 22 |
| 100 | 1 | |a Reese, Robert B. |q (Robert Bryan), |d 1958- |0 http://id.loc.gov/authorities/names/n88622831 |1 http://viaf.org/viaf/273180289 | |
| 245 | 1 | 0 | |a Introduction to logic synthesis using Verilog HDL / |c Robert B. Reese, Mitchell A. Thornton. |
| 250 | |a 1st ed. | ||
| 260 | |a San Rafael, Calif. (1537 Fourth Street, San Rafael, CA 94901 USA) : |b Morgan & Claypool Publishers, |c c2006. | ||
| 300 | |a 1 electronic text (vii, 75 p. : ill.) : |b digital file. | ||
| 336 | |a text |b txt |2 rdacontent |0 http://id.loc.gov/vocabulary/contentTypes/txt | ||
| 337 | |a computer |b c |2 rdamedia |0 http://id.loc.gov/vocabulary/mediaTypes/c | ||
| 338 | |a online resource |b cr |2 rdacarrier |0 http://id.loc.gov/vocabulary/carriers/cr | ||
| 490 | 1 | |a Synthesis lectures on digital circuits and systems, |x 1932-3174 ; |v #6 | |
| 538 | |a System requirements: Adobe Acrobat Reader. | ||
| 500 | |a Series from website. | ||
| 500 | |a Title from PDF t.p. (viewed on October 11, 2008). | ||
| 504 | |a Includes bibliographical references (p. 73). | ||
| 505 | 0 | |a Digital logic review with Verilog quickstart -- Learning objectives -- Logic synthesis introduction and motivation -- Combinational logic in Verilog -- Assign statements -- Always procedural blocks -- Combinational building blocks in Verilog -- Multibit/multiinput muxes, Verilog hierarchical design and bus notation -- Addition, subtraction -- Multiplication, division -- Shifting -- Tri-state logic -- Sequential logic in Verilog -- One-bit storage elements -- DFF chains -- Asynchronous versus synchronous inputs -- Registers, counters, and shift registers -- Event-driven simulation and Verilog -- Event-driven simulation basics -- Timing considerations -- Presynthesis versus postsynthesis simulation -- Blocking versus nonblocking assignments and synthesis -- Verilog coding guidelines -- Summary -- Synchronous sequential circuit design -- Learning objectives -- Sequential circuits -- Sequential circuit motivation -- Synchronizing signals: the clock -- Synchronous sequential circuit architectures -- Contents -- Models of finite state machines -- Basics of algorithmic state machine (ASM) charts -- The ASM chart model and an example controller -- The state diagram model -- State assignment -- Low-level models of controllers -- State equations -- State tables -- Controller circuit analysis -- Mealy and Moore machine conversion -- Mealy to Moore machine conversion -- Moore to Mealy conversion -- State machine equivalence -- Verilog descriptions of synchronous sequential circuits -- Example Verilog descriptions -- Verilog descriptions for the Mealy machine model of an example controller -- Verilog descriptions for the Moore machine model of an example controller -- Summary -- Biography. | |
| 506 | |a Abstract freely available; full-text restricted to subscribers or individual document purchasers. | ||
| 520 | |a Introduction to Logic Synthesis Using Verilog HDL explains how to write accurate Verilog descriptions of digital systems that can be synthesized into digital system net lists with desirable characteristics. The book contains numerous Verilog examples that begin with simple combinational networks and progress to synchronous sequential logic systems. Common pitfalls in the development of synthesizable Verilog HDL are also discussed along with methods for avoiding them. The target audience is any one with a basic understanding of digital logic principles who wishes to learn how to model digital systems in the Verilog HDL in a manner that also allows for automatic synthesis. A wide range of readers, from hobbyists and undergraduate students to seasoned professionals, will find this a compelling and approachable work. This book provides concise coverage of the material and includes many examples, enabling readers to quickly generate high-quality synthesizable Verilog models. | ||
| 530 | |a Also available in print. | ||
| 650 | 0 | |a Logic design |x Computer programs. |0 http://id.loc.gov/authorities/subjects/sh85078118 | |
| 650 | 0 | |a Verilog (Computer hardware description language) |0 http://id.loc.gov/authorities/subjects/sh90004761 | |
| 650 | 0 | |a Electronic digital computers |x Design and construction. |0 http://id.loc.gov/authorities/subjects/sh87005551 | |
| 650 | 0 | |a Computer hardware description languages. |0 http://id.loc.gov/authorities/subjects/sh87005550 | |
| 653 | 0 | |a Verilog. | |
| 653 | 0 | |a Digital System Design. | |
| 653 | 0 | |a Digital Logic Synthesis. | |
| 653 | 0 | |a HDL (Hardware Description Language) | |
| 653 | 0 | |a Combinational Logic. | |
| 653 | 0 | |a Sequential Logic. | |
| 700 | 1 | |a Thornton, Mitchell Aaron. |0 http://id.loc.gov/authorities/names/n2001008722 |1 http://viaf.org/viaf/11647855 | |
| 830 | 0 | |a Synthesis lectures on digital circuits and systems (Online) ; |v #6. |0 http://id.loc.gov/authorities/names/no2006069481 | |
| 856 | 4 | 0 | |u http://dx.doi.org/10.2200/S00060ED1V01Y200610DCS006 |y Morgan & Claypool |
| 035 | |a (ICU)8512788 | ||
| 903 | |a HeVa | ||
| 903 | |a HeVa | ||
| 929 | |a eresource | ||
| 999 | f | f | |i ee9ce350-fca3-5696-ac18-57022a3db3e3 |s 8bf2a7a0-869d-56b0-a473-31a3eb82f347 |
| 928 | |t Library of Congress classification |a TK7868.L6 R445 2006 |l Online |c UC-FullText |u http://dx.doi.org/10.2200/S00060ED1V01Y200610DCS006 |z Morgan & Claypool |g ebooks |i 11444091 | ||