The power of assertions in SystemVerilog /
Saved in:
Imprint: | New York ; London : Springer, c2010. |
---|---|
Description: | 1 online resource (xvii, 544 p.) : ill. |
Language: | English |
Subject: | |
Format: | E-Resource Book |
URL for this record: | http://pi.lib.uchicago.edu/1001/cat/bib/8896345 |
Other authors / contributors: | Cerny, Eduard. |
---|---|
ISBN: | 9781441966001 (electronic bk.) 1441966005 (electronic bk.) 9781441965998 1441965998 |
Notes: | Includes bibliographical references (p. 535-537) and index. Available also in a print ed. Mode of access: World Wide Web. Description based on print version record. |
Other form: | Print version: Power of assertions in SystemVerilog. New York ; London : Springer, 2010 9781441965998 |
Similar Items
-
Verification methodology manual for SystemVerilog /
Published: (2006) -
SystemVerilog for verification : a guide to learning the testbench language features /
by: Spear, Chris
Published: (2006) -
SystemVerilog for verification : a guide to learning the testbench language features /
by: Spear, Chris
Published: (2008) -
Writing testbenches using System Verilog /
by: Bergeron, Janick
Published: (2006) -
Assertion-based design /
by: Foster, Harry, 1956-
Published: (2004)