Modeling, analysis and optimization of network-on-chip communication architectures /

Saved in:
Bibliographic Details
Author / Creator:Ogras, Umit Y.
Imprint:Dordrecht : Springer, 2013.
Description:1 online resource.
Language:English
Series:Lecture notes in electrical engineering ; 184
Lecture notes in electrical engineering ; 184.
Subject:
Format: E-Resource Book
URL for this record:http://pi.lib.uchicago.edu/1001/cat/bib/9850196
Hidden Bibliographic Details
Other authors / contributors:Marculescu, Radu.
ISBN:9789400739581 (electronic bk.)
9400739583 (electronic bk.)
9789400739574
9400739575
Notes:Description based on print version record.
Summary:Traditionally, design space exploration for Systems-on-Chip (SoCs) has focused on the computational aspects of the problem at hand. However, as the number of components on a single chip and their performance continue to increase, the communication architecture plays a major role in the area, performance and energy consumption of the overall system. As a result, a shift from computation-based to communication-based design becomes mandatory. Towards this end, network-on-chip (NoC) communication architectures have emerged recently as a promising alternative to classical bus and point-to-point communication architectures.This book explores outstanding research problems related to modeling, analysis and optimization of NoC communication architectures. More precisely, we present novel design methodologies, software tools and FPGA prototypes to aid the design of application-specific NoCs.
Other form:Print version: Ogras, Umit Y., author. Modeling, analysis and optimization of network-on-chip communication architectures 9789400739574